

**Specification Amendments**

Please replace paragraph 0017 with the following rewritten paragraph:

0017        In addition, one or more layers of a high-K dielectric (e.g., dielectric constant greater than about 10), for example, tantalum pentaoxide (e.g., Ta<sub>2</sub>O<sub>5</sub>) may be used to form the gate dielectric 18. Other metal oxides such as, titanium oxides, (e.g., TiO<sub>2</sub>), hafnium oxides (e.g., HfO<sub>2</sub>), yttrium oxides (e.g., Y<sub>2</sub>O<sub>3</sub>), lanthanum oxides (e.g., La<sub>2</sub>O<sub>5</sub>), zirconium oxides (e.g., ZrO<sub>2</sub>), and silicates and aluminates thereof may also be suitably used to form the gate dielectric 18, for example having an equivalent oxide thickness (EOT) of an SiO<sub>2</sub> gate dielectric, e.g., having a thickness of from about 50 Angstroms to about 200 Angstroms formed over a thermally grown interfacial oxide layer (not shown) formed over the silicon substrate 12. For example, atomic layer chemical vapor deposition (ALCVD) methods, followed by annealing treatments in oxygen, nitrogen and/or hydrogen may be used to ~~from~~ form a high-K gate dielectric layer stack. Further, other high dielectric constant materials, such as BaSrTiO<sub>3</sub> (BST), and PbZrTiO<sub>3</sub> (PZT) or other high-K materials, preferably having a dielectric constant greater than about 10, more preferably about 20, may be suitably used to form a high-K gate dielectric stack.

Please replace paragraph 0024 with the following rewritten paragraph:

0024 Referring to Figure 1F, a conventional salicide (self aligned silicide) formation process is then carried out by first removing material layers overlying the silicon substrate 12 (e.g., oxide portions), followed by deposition of a metal, for example Ti or Co and a silicidation process to form salicides e.g.,  $\text{TiSi}_2$  or  $\text{CoSi}_2$ , 28A, 28B, and 28C respectively aligned over P+ doped region 24A, the pass transistor 22A, and the storage capacitor 22B. Advantageously the unetched spacer dielectric layer portion 26B operates to prevent salicide formation over the P- doped region 24[[A]]B. Conventional process are then carried out to form appropriate conductive interconnects (not shown), for example providing a respective conductive interconnects to electrically connect to e.g., salicide portion 28A (bit line) of P+ doped region 24A, salicide portion 28B (word line) of pass transistor 22A, and salicide portion 28C of storage capacitor 22B.